In this paper, the design trade-offs for the implementation of small footprint thermal tuners on silicon nitride are presented, and explored through measurements and supporting simulations of a photonic chip based on Mach-Zehnder Interferometers. Firstly, the electrical properties of the tuners are assessed, showing a compromise between compactness and deterioration. Secondly, the different variables involved in the thermal efficiency, switching power and heater dimensions, are analysed. Finally, with focus on exploring the limits of this compact tuners with regards to on chip component density, the thermal-cross talk is also investigated. Tuners with footprint of 270x5 µm 2 and switching power of 350 mW are reported, with thermal-cross talk, in terms of induced phase change in adjacent devices of less than one order of magnitude at distances over 20 µm. Paths for the improvement of thermal efficiency, power consumption and resilience of the devices are also outlined.
Introduction
Photonic integrated circuits (PICs) have gained enormous momentum in the recent years as fundamental blocks for multiple applications domains, from telecom/datacom, through bio/life sciences, avionics/aeronautics, safety, security to civil engineering and construction [1] . PICs are becoming ubiquitous due to the push and rapid evolution from the mainstream integration technologies, namely Silicon-on-Insulator (SOI) [2, 3] and Indium Phosphide (InP) [4] [5] [6] .
Alongside, Silicon Nitride based integration platforms are subject of attention due to the wide wavelength range over which the material is transparent (400-2400 nm) and inherently low-loss. However, dielectric based photonic technologies started two decades ago, with the development of components in the visible wavelength range for optical sensors [7, 8] . This waveguide technology is based on a combination of stoichiometric silicon nitride (Si 3 N 4 ) as waveguide layers, filled by and encapsulated with silica (SiO 2 ) as cladding layers grown on a silicon wafer [9] [10] [11] . SiO 2 and Si 3 N 4 layers are fabricated with CMOS-compatible industrial standard chemical vapor deposition (both low pressure, LPCVD, and plasma enhanced, PECVD) techniques, that enable cost-effective volume production.
Aiming at the reconfiguration of PICs, various physical mechanisms exist and are present in the different technology platforms [2] [3] [4] [5] [6] [9] [10] [11] . Electro-absorption and electro-refraction are faster and use less energy, Figure 1 : Silicon nitride technology platform waveguide cross-sections however the thermo-optic effect over the refractive index is larger, and induces less losses [12] . Despite their main drawbacks, power consumption and thermal cross-talk, and the proposed improvement alternatives [13, 14] resorting to additional process steps, regular thermal tuners are simple and commonplace. However, most of the approaches in the literature, for all technologies, propose the use of long and wide tuners for linear phase-shift vs. driving power operation: in [15] , a heater length of 2 mm is given, in [16] , a 40 mm length tuner is presented and in [17] , lengths above 600 µm are employed, to cite a few. In terms of the length, long heaters are contrary to the spirit of PICs, where footprint ultimately determines the cost of the photonic circuit. Furthermore, a common given figure given in the literature is the switching power to obtain a phase shift of π, namely P π . For instance, in [16] with a technology similar to one being in this paper, a switching power of 350 mW, corresponding to a temperature increase of 40
• C is reported. However, little information on the internal construction of a very basic element as a regular thermal tuner is given. Since, as it will be shown in this paper, not only P π counts, but also the heater and optical waveguide cross-sections, it is not straightforward to compare just with switching powers. Moreover, for increased component density on chip, the thermal cross-talk is an important issue, not otherwise present, or reported, previously in the literature with long heaters. Therefore, for ultra-compact circuits, a clear understanding of electric and thermo-optic properties of thermal tuners is required.
In this paper, the design, fabrication in Si 3 N 4 /SiO 2 technology, experimental demonstration, and complementary supporting simulations for small footprint thermal tuners are provided. The paper is structured as follows. In section 2, the technology platform and fabrication processes are briefly described. The electrical properties of thermal tuners in terms of their dimensions and driving power are reported in Section 3. Next, the switching power for several structures is presented in Section 4, where the relations with the thermal efficiency and electrical properties from the previous section are established. In Section 5, the thermal cross-talk for different tuners is reported, both for nearby and further apart optical structures. At the sight of all the results, paths for improvements are outlined in Section 6. Finally, the conclusions are derived in Section 7.
Technology platform
The designed devices were fabricated in a Silicon Nitride photonics platform compatible with a standard CMOS pilot line. Several regular and custom waveguide cross-sectional geometries are available in these platforms [9, 11] . The waveguide basic structures, shown in Fig. 1 , are fabricated on 100 mm silicon wafer diameter, and the layer stack is composed of a silicon oxide buffer layer (2.0 µm thick, n=1.464) growed by thermal oxidation of the silicon substrate, following a LPCVD silicon nitride layer with a thickness of 300 nm (n= 2.01) acts as the core layer and finally a 1.5 µm thick silicon oxide (n=1.45) cladding layer is deposited by PECVD [11] . Two different waveguide structures are defined by photo-lithography with a Stepper i-line (minimum feature 500 nm) followed by a reactive ion etching (RIE) of the silicon nitride film. The 300 nm silicon nitride layer may be etched completely to form a strip waveguide structure (DEWVG), or the etching is done partially obtaining a rib waveguide structure (SHWVG). Two additional processes are used for defining the heater and the air wells. A metal heater (TOMOD) is obtained by sequential evaporation of 30 nm Chromium and 100 nm Gold, and defined by a lift-off process. The air wells (TRENCH) are open into the cladding layer up to the silicon nitride core by photo-lithography followed by a RIE step.
To asses on the electrical and optical properties of the thermal tuners, a test die with Mach-Zehnder Interferometer (MZI) test structures was fabricated, and a micro-graph picture is shown in Fig. 2 MZIs are built by interconnecting two Multimode Interference (MMI) couplers, with two waveguides of different lengths. The thermal tuner is laid out over the shortest MZI arm, Fig. 3 . The tuners are composed of three metal sections, named pads with tapers, curved access and heater (right panel at Fig. 3 ). The pads are 100x100 µm 2 . The taper section from pads to the access section is linear, starting at a width of W l = 45 µm down to the access section width w a = w h +2 µm, where w h is the heater section width. This linear taper has a length of 21.5 µm. The access is a curved track, with radius r a = 50 µm, whose width is tapered from w a to w h . The chip is populated with MZIs having heaters of widths 5, 6, 7 and 8 µm, and lengths of 120, 130, 170, 220, 270 and 320 µm.
Electrical properties
The equivalent electric circuit for the thermal tuner is composed of five resistors in series, corresponding to the two pads, the two tapers, the two accesses, and the heater sections. The resistance in Ω is given by the well known law:
where ρ is the resistivity in Ω·m, L, w, t are the length, width and thickness in m, and R s = ρ/t is the square sheet resistance in Ω/sq. In the platform, t = 130 nm total, composed of the two aforementioned layers of Cr and Au of 30 nm and 100 nm respectively. The resistance for the complete thermal tuner R t is then given by:
with 'h', 'p', 'l' and 'a' meaning heater, pad, linear taper and curved linearly tapered access respectively. In terms of the sheet resistance, the previous equation can be written as:
where F l and F a correspond to the linear taper and curved linearly tapered access, and are given in the Appendix A. Fig. 4 shows the resistance measurements for tuners with different heater lengths and widths (symbols), alongside a linear regression. The measurements were performed with a Keithley 2401 current source, operating at a constant DC current, and recording the different voltage readings. From eq. (2) we obtain an average resistivity ofρ = 4.77 · 10 −8 Ω·m, with standard deviation of σ ρ = 1.7 · 10 −9 Ω·m. Accordingly, the average square sheet resistanceR S = 0.368 Ω/sq. Resistivity is reported to grow with temperature [18] up to a point for which the heater structure is destroyed. Fig. 5 shows the thermal tuner resistance increase with driving power, for the different heater lengths on chip, and for widths w h = 5 µm and w h = 8 µm. This is connected to footprint and switching power in the next section.
Switching power
For a current flowing through the thermal tuner, the heater temperature is proportional to the current and the resistance. The heater is on top of an optical waveguide, and the heat will flow down towards the waveguide core. This is shown in Fig. 6 . The heat will alter the refractive indices of both the waveguide core and cladding, resulting into a change in the waveguide mode effective index. Therefore, a change in the optical phase of the propagated light will be imposed, which can be expressed as:
where ∂n/∂T c is the rate of change of the effective indexn vs the waveguide core temperature T c , ∆T c (P, L h , w h ) is the core temperature change induced by a heater driven with power P , and L Figure 5 : Thermal tuner resistance increase with driving power, for widths w h = 5 µm (circles) and w h = 8 µm (stars), and different lengths where the temperate change takes place. Using two different software packages (PhoeniX OptoDesigner and COMSOL Multi Physics) with the material properties (Appendix B) and a waveguide cross-section for a strip waveguide (DEWVG), ∂n/∂T c ≃ 3.05 · 10 −5 K −1 was obtained. Moreover, the heat transfer efficiency from the heater metal to the core of the waveguide (for this particular cross-section) ∆T c /∆T h was computed to be approximately of 58%. The data from the simulations was extracted in thermal steady state, and heat conduction was considered, since convection is negligible [19] .
The heater dimensions influence on the temperature gradient that is created in the cross-section. For the same amount of heat, that is for the same amount of electric consumed power at the heater, P , different temperature gradients result from heaters of different widths and lengths. This is stated explicitly as ∆T c (P, L h , w h ) in eq. (4). In Fig. 6 four heaters with the same length, L h = 270 µm, and widths of 5, 6, 7 and 8 µm, are simulated for the same consumed power, with COMSOL MP software package. The silicon nitride waveguide, 1.0x0.3 µm 2 sits on top of 2 µm of buried oxide, which in turn was grown on top of a silicon wafer of thickness 500 µm. In the simulations, the temperature at the bottom part of the silicon is fixed to 25
• C. The voltage is set in the simulator for the wider heater (w h = 8 µm) to 2.5 V, and owing to Fig. 4 , the resistance is ≃ 21 Ω (P = 297.62 mW). For the narrow heaters, V is set to provide the same power by using the resistance values from Fig. 6 . The resulting temperature gradient in the core of the silicon nitride waveguide is approximately 11
• C more for the heater with narrower width. Hence, the same amount of heat is concentrated by narrow heaters, creating larger temperature gradients.
To infer more precisely on the variation of ∆T c vs all the involved parameters, P , L h , and w h , a multiparemeter sweep was performed using COMSOL MP, and the results are shown in Fig. 7 . In the left panel, the results include the findings from Fig. 6 , that is, for a fixed heater length (same line color) and same driving power, heaters with narrow width provide larger temperature gradients. Furthermore, the results for a fixed heater width (same symbols) show how, for a given driving power, increasing the length results into a redistribution of the driving power, and the local temperature increase is reduced. The latter, in terms of the accumulated phase shift (that is, ∆T c · L h ) is shown in the right panel within the same Fig. 7 . As expected, the configuration with more accumulated temperature is that with the narrowest width, w h = 5 µm, and longest length, L h = 270 µm. However, this not surprising remark is not the most important message from this graph. Instead, the trade-off between local temperature increase vs. accumulated increase vs. footprint is the most noteworthy. Note this also in Fig. 7(b) , how in terms of ∆T c ·L h , the combinations of length width 270x8 µm 2 and 170x5 µm 2 are equivalent. But this is brought in relation to Fig. 5 , since footprint reduction comes at the cost of higher increases resistance vs. power, and hence higher risk of damaging (burning) the thermal tuner.
As mentioned in the introduction, one figure typically employed to asses on the optical performance of the thermal tuner is the electrical power required for an optical phase change ∆φ of π, named P π . In order to derive the P π value from measurements, the optical spectral response for the MZIs having different tuner widths and lengths were recorded, for different input currents. The chip was held in a vacuum copper chuck, thermally stabilized to 25 • C. Light from a C-band broadband source NP Photonics ASE-CL-20-S was injected in the MZI, and the optical spectrum was recorded with an OSA, Yokogawa AQ6370C, with 10 pm resolution and sensitivity mode high. The asymmetric MZIs spectral response, with a path length difference of 622.38 µm, have a Free Spectral Range (FSR) of 2 nm, for the waveguide cross-section group index n g = 1.93. The spectral shifts for each drive current at the tuner were recorded, and from them, the corresponding phase shift derived, since for the MZI eq. (4) ∆φ is related to the wavelength shift over the FSR as: ∆φ 2π = ∆λ ∆λ F SR (5) All the shifts below the OSA resolution were discarded. The results are shown in Fig. 8 . Panel (a) shows the wavelength shift for different drive powers, using heaters of length 270 µm and different widths. As previously illustrated in Fig. 6 reducing the width increases the temperature gradient, therefore less power is required to generate the amount of heat for the π phase shift (horizontal dashed line, cross symbols). Analog, for a given drive power, the shift is always larger for narrow heaters, as marked with a vertical dash-dot line and plus signs. In particular, this vertical line is set to the power of 297.62 mW of and ∂n/∂T c ≃ 3.05 ·10 −5 K −1 , the effective length over which the thermal effect takes place can be calculated with eq. (4). For this particular case, L e h /L h is 1.1834, 1.1220, 1.0667 and 0.9058 for widths from 5 to 8 µm. Finally, the results in Fig. 8(b) show how the estimated required P π increases progressively towards shorter heater lengths (smaller footprint). This is related to the effect of heat increasing the resistivity already discussed. Note that devices with lengths below 270 µm were extremely unstable and tended to get burnt easily, therefore concluding a length of 270 µm is safe in terms of heater resilience.
Thermal cross-talk
The heat generated by the thermal tuner of a MZI, propagates in the lateral direction and reaches other photonic devices on the chip, as can be also appreciated in Fig. 6 . For long thermal tuners with wider tracks, i.e. small ∆T c , no issues have been reported in the literature. The thermal cross-talk for nearby MZIs, Fig. 2 was investigated as follows: the thermal tuner of one MZI was biased and taken as reference, and the spectral traces recorded for both the biased MZI and the adjacent one. Once more from the spectral traces, the wavelength shifts were extracted. Then, owing to eq. (5) the wavelength shifts were translated into their corresponding phase shifts and effective index change. The results are shown in Fig. 9 , log scale, along with linear fitting lines. They correspond to the pairs of MZIs in Fig. 2 labeled as 5, 10, 15 and 20. All these MZIs have heaters with w h = 5 µm and L h = 130 µm (compact and providing high ∆T c . From the results, two conclusions are derived. Firstly and as expected, increasing the distance between reduces the amount of cross-talk. The distance required for an influence of less than one order of magnitude is above 20 µm. Secondly, the relative distance between curves is constant with increasing powers, leading to the conclusion that the heat conduction through the materials is independent of the drive power.
Albeit the chip layout was originally devised for the nearby cross-talk measurements shown, a few other structures allowed to perform similar measurements, for longer distances, labeled as d 1 , d 2 and d 3 in Fig. 2 . The heaters in these structures have different widths and lengths of those in Fig. 9 . Furthermore, as can be seen in Fig. 2 , there is not only the Silicon Oxide cladding between the tuned and affected MZIs, but also some other Silicon Nitride waveguides run through. All this prevents from being able to directly compare (i.e. include in the same graph) all these results among them. This is also supported by the findings in section 4, where the dependence of the temperature gradient (and hence the associated effective index and phase change) with heater structural (width and length) and operational (power) parameters were reported. Despite all the above, the results are provided in standalone individual graphs per heater configuration in Fig. 10 as reference. 
Discussion and outlook
In terms of the heat generated by the thermal tuner, all except the local temperature gradient surrounding the waveguide core is lost. Therefore, it may be of interest to explore novel heater-waveguide configurations, which do not resort to additional process steps. Just as a proposal, Fig. 11 shows a cross-section with three metal stripes, and five cores beneath, corresponding to the same optical waveguide, which from top view perspective may be folded in different shapes such as spiral, serpentine or other. The dimensions and locations of the heaters and waveguides are engineered to fulfill two requirements. Firstly, the waveguides need to be placed apart a distance for which, when running in parallel, the optical cross-talk is negligible. In the picture, the waveguides are located at a distance of 4 µm, which according to the technology employed results into negligible optical cross-talk for as much as 40 mm parallel running length. Secondly, for all the optical waveguides to be subject to exactly the same temperature gradient, their position, along with the heater width and spacing, needs to be engineered as well. The picture shows a line across the waveguide cores, wherein the temperature gradient is the same. Furthermore note how three heaters can be used in this configuration to tune over five sections of the same waveguide. Therefore this provides an increase in efficiency of five to three, with respect to the case of a single heater-waveguide configuration. The multiheater-waveguide array may be of use in layouts where long tunable delays are required, and for which energy consumption is an issue [15] . All this results into a more efficient thermal tuner, since a) waveguide section in between heaters benefit from otherwise lost heat b) the heater is folded so is also longer, therefore requiring less power consumption for a targeted index change and c) the overall heater structure uses less temperature gradient, so the cross-talk towards non-targeted waveguides will be smaller.
Conclusions
The design trade-offs for the implementation of small footprint thermal tuners on silicon nitride have been presented. Test dies with Mach-Zehnder Interferometer test structure including compact thermal tuners of different dimensions were fabricated and tested, and the results were support with thermo-optic simulations. Compactness and thermal efficiency are traded off to heater deterioration and cross-talk. As path for improvement and future work, a multi-heater folded optical waveguide, where the number of heater stripes is less than the optical core cross-sections beneath, is proposed. Tuners with footprint of 270x5 µm 2 and switching power of 350 mW are reported among other, where the thermal-cross talk on dummy MZIs at distances over 20 µm, in terms of induced phase change, is less than one order of magnitude of that of the tuned device.
A Resistance for a linearly tapered conductor
The resistance for a linearly tapered conductor is given by:
(log(w L ) − log(w 0 ))
Hence, F l and F a are given by:
(log(W l ) − log(w a ))
F a = πr a /2 w a − w h (log(w a ) − log(w h )) (8)
B Summary of material properties
For the materials involved, the following parameters were used. Refractive indices: 
Thermal conductivity:
In COMSOL Multi-Physics, the measured resistivity reported in Section 3 was employed for the simulations.
